

ASICs for Space: Design Examples

Virtual ELICSIR Summer School "Radiation Effects in Electronic Devices, Circuits and Systems"

P. Ostrovskyy

26 August 2020

IHP – Leibniz-Institut für innovative Mikroelektronik





Outline



- 1 Introduction
 - Motivaion for intra-satellite optical links
- 3 Optical Link developement



- Module architecture, specifications, and components
- **3.2** Achieved performance of electrical and optical parts
- **3.3** ASIC's radiation hardening
- **3.3** Irradiation results and optoelectronic measurements
- 4 Intermediate summary
- 5 Chirp-Trasform Spectrometer ICs for a mission to Jupiter's Moons
 - 5.1
 - Spectrometer architecture and ICs requirements
 - 5.2
- Radiation hardening challenges and solutions



Summary



Receiver/Trasnsmitter ICs for intra-satellite optical links

- Developed within a research project
- Goal: investigate a way of increasing the raw datarate in the intra-satellite optical link from 12.5 Gbps (SES17) to 25 Gbps
- Potential application

| SES17 developed by TAS | |
|------------------------|----------|
| Parameter | Value |
| Power consumption | 15 kW |
| Weight | 6 000 kg |
| Lifetime | 15 years |
| Orbit | GEO |

Multimedia services (HDTV, video on demand, etc.)

Motivation

- Space-based internet approach
 - OneWeb, Starlink, O3b, etc.
- Complex multi-beam antennas
 - Hundreds channels to receive, route, and transmit

 Large size and electrical power consumption of existing satellites

Growing demand for high data throughput











- Board capacity 150 200 links (3 GHz bandwidth per link)
- Data rates: 6 Gb/s 25 Gb/s per link
- Total throughput 10 Tb/s

150 Gb/s optoelectronic module requirements





Key Requirements for ASICs – VCSEL Driver and Transimpedance Amplifier. (TIA)

- Number of Channels: 3
- Data rate: 25 Gb/s per channel
- Power consumption: <120 mW per channel (Tx + Rx) \rightarrow 4.8 mW/Gb/s
- Operating temperature: -40 to +85 °C (100°C as a goal)
- Digital control and monitoring via serial interface

Transimpedance Amplifier Architecture

- 3-channel IC
 - npn-HBTs with $f_T/f_{max} = 190/220 \text{ GHz}$
- High speed: 25 Gb/s error free
- Low power: 67.1 mW/channel
- Digital control
 - Noise, gain, output swing
- Wide temperature range till 120°C





Transimpedance Amplifier Input Stage

- Maximize the bandwidth
 - Minimize the input RC
- Voltage-current feedback

Low noise

Input impedance reduction

- Approximately 50% less power consumption than its differential counterpart
- Noise-bandwidth compromise
 - B. Sedighi and J. C. Scheytt, "Low-power SiGe BiCMOS transimpedance amplifier for 25-GBaud optical links," Aug. 2012.

Input resistance R

 $\frac{1}{1+g_m R_C}$



TIA input stage



Transimpedance







- Maximum data rate 25 Gb/s
- 3-dB bandwidth 18 GHz
- 67.1 mW/channel
- Chip size 1.3 x 2.4 mm²









VCSEL Driver Circuit Design for Low Power

- Output stage is the most critical block
 - Driving high current into VCSEL
- Single-ended architecture used
 - Saves up to 50% of power consumption compared to the differential structure
- Feedback loop using the output stage replica to provide stable biasing



- I_{MOD} and I_B should be low to meet the power dissipation requirement (< 55 mW/Ch)</p>
- Driver is optimized for $I_{B/MOD} = 3 \text{ mA} / 3 \text{ mA}_{pp}$
- Driving capability up to $I_{B/MOD} = 4 \text{ mA} / 4 \text{ mA}_{pp}$
 - Needed at high temperature
- VCSEL driver I_{MAX} = 7 mA







- **Digital control**
 - VCSEL currents *I*_{B/MOD}
 - Bandwidth adjustment

VCSEL Driver Circuit Design

- 3-channel IC
- High speed: 40 Gb/s error free







VCSEL Driver Measurement Results

- 3-dB bandwidth 29 GHz
- Maximum data rate 40 Gb/s
- 42.5 mW/channel
- Chip size 1.2 x 2.3 mm²







VCSEL Driver Pre-Emphasis

3-bit pre-emphasis control

PE = High

C_E adjustment in the range from 200 fF to 600 fF

Mid

Low

Bandwidth extension from 21 GHz to 29 GHz









Digital Control Interface





Channel-independent digital control via SPI

- Power-on-reset (PoR) circuit for autonomous start-up
- Non-zero preset value for each control register

| Tx/Rx | Control | Bits per Channel | Note |
|--------|--------------------|---------------------|---------------------------|
| Common | Channel ON/OFF | 1 | |
| Тх | VCSEL bias current | 4 | 0 – 5 mA |
| | VCSEL mod. Current | 4 | 0 – 5 mA _{pp} |
| | Pre-emphasis | 3 | |
| Rx | Jitter | 4 | |
| | Gain | 4 | 4kΩ – 13 kΩ |
| | Output amplitude | 4 | 0 – 750 mV _{ppd} |

Total Power Consumption





| Channel state | Measured TX | Measured RX | Measured Total | Target Total |
|------------------|----------------|----------------|-------------------|-----------------|
| ON | 42.5 mW | 67.1 mW | 109.6 mW | < 120 mW |
| OFF | 0.9 mW | 4.2 mW | 5.1 mW | < 10 mW |

Multicore Transceiver Module Back-to-back Characterization

6-core optic fiber cables

■ 10⁻⁹ BER at 20 Gb/s

Data link through 2 MCF fanouts

Error free transmission till 17.5 Gb/s



L. Stampoulidis, E. Kehayas, M. Karppinen, A. Tanskanen et al., "High-speed, low-power and board-mountable optical transceivers for scalable & energy efficient on-board digital transparent processors," in Proc. International Conference on Space Optics (ICSO), 2018.



- Triple Modular Redundancy flip-flops (TMR-FF) approach to mitigate SEU
- Proven RH design for the SPI interface
 - Based on SGB25RH standard cells and IO library
 - TMR flip-flop are used in SPI core







- Sufficient resistance against ionizing radiation
 - 100 kRad for satellites



Ion-strike modeling



- Disadvantage: in case of high charge unphysical behaviour might be observed
- Solution: use another model
 - M. Andjelkovic, A. Ilic, Z. Stamenkovic, M. Krstic et al., "An overview of the modeling and simulation of the single event transients at the circuit level," in Proc. IEEE 30th Int. Conf. Microelectronics (MIEL), 2017

TIA: 2 pC ion strike on current source of the input stage





No capacitance to gnd

TIA: 2 pC ion strike on current source of the input stage

- Single-ended input stage
- 6 pF capacitance at the hit node to gnd
- 14ns corrupted -> 1400 bits lost



- No capacitance to gnd
- 4 ns corrupted -> 40 bits lost





TIA: 2 pC ion strike on current source of the output stage

- Differential output 50-Ohm buffer with and without capacitance at the hit node to gnd
- Recovery time is nearly the same (2ns)



Collector current of the affected transistor Single-ended TIA outputs





VCC_{pre}

Differential input stage / single-ended output stage

vcco



Replica Output Stage

No capacitance at the hit node to gnd



VCSEL-DRV: 2 pC ion strike on current source of the input stage

www.ihp-microelectronics.com | © IHP all rights reserved

Adjusting Bias Current

I_R set

VCCI



www.ihp-microelectronics.com | © IHP all rights reserved

VCSEL-DRV: 2 pC ion strike on current source of the input stage

- Differential input stage / single-ended output stage
- 40 pF capacitance at the hit node to gnd

No capacitance to gnd







ihp

Heavy Ion Test

- BER measurements at 25 Gb/s for both ICs
- Irradiation with ion flux of 5000 particles per second
 - Kr ions LET= 32.4 MeV·cm²/mg
 - Xe ions LET = 62.5 MeV·cm²/mg
- No SEL (latch-up) detected







- Higher data throughput requires more channels
- Optimization of power dissipation within a channel is of high importance for space applications
- Optical interconnect system for intra-satellite communication presented
- Low power 3-channel VCSEL driver and TIA ICs shown
- SET influence on analog circuits should be analyzed individually
- Single-ended circuits are more susceptible to ASETs than the balanced ones



Chirp-Transform Spectrometer ASICs for a mission to Jupiters Moons

| Caliso | ESA JUICE mission |
|-------------------|-----------------------------|
| Europa | Prime contractor: Airbus DS |
| | |
| Parameter | Value |
| Parameter | Value |
| Power consumption | 4 kW |
| Parameter | Value |
| Power consumption | 4 kW |
| Weight | 5 300 kg |
| Parameter | Value |
| Power consumption | 4 kW |
| Weight | 5 300 kg |
| Lifetime | 3.5 years |

ASICs for Chirp-Transform Spectrometer





- Chirp Transform Spectrometer
 - Dual band: 530-625 GHz and 1.08-1.275 THz
 - Max Planck Institute for Solar System Research

- Design two complex rad-hard ASICs
 - 2-channel Arbitrary Waveform Generator
 - 2- channel Pre-Processor





- Jupiter Icy Moons Explorer mission (JUICE)
 - ESA
 - Launch in 2022 -> Arrival to Jupiter 2030

Chirp-Transform Spectrometer Architecture





G. L. Villanueva, P. Hartogh, and L. M. Reindl, "A digital dispersive matching network for SAW devices in chirp transform spectrometers," IEEE Transactions on Microwave Theory and Techniques, vol. 54, no. 4, pp. 1415–1424, Jun. 2006.



Pre-Processor (65 nm)

- Developed using ST microelectronics C65Space PDK
- 2-channel 8-bit ADC
- 2 x 508 kbit SRAM

Chirp Generator (130 nm)

- IHP 0.13µm SiGe BiCMOS technology
- 2-channel 4-bit AWG including 4-bit 16 GSps DACs
- 2 x 1.6 Mbit SRAM





6.6 mm



- SiGe HBTs are inherently radiation-hard w.r.t. gamma-rays, neutrons and protons
 - required total-ionizing dose is 300 kRad

SiGe frequency synthesizer delivers better phase noise than CMOS counterpart

- Iow clock jitter is important for high-speed data converters
- Less power consumption for high speed broadband signals
 - Current-mode logic





P. Ostrovsky, O. Schrape, K. Tittelbach-Helmrich, F. Herzel et al., "A Radiation Hardened 16 GS/s Arbitrary Waveform Generator IC for a Submillimeter Wave Chirp-Transform Spectrometer," in Proc. IEEE Nordic Circ. and Syst. Conf. (NORCAS), Oct. 2018.

Radiation hardening considerations

SRAM

- No rad-hard SRAM structures available
- High component density -> SEL and SEU sensitive
- State machine, control register, CMOS MUX
 - SEU sensitive
- IO cells
 - TID sensitive HV NMOS transistors
- PLL, MUX, DAC
 - HBT based circuits -> tolerant to ~1 Mrad of TID
 - Differential ECL logic -> no radiation hardening





Digital logic protection

- RH digital library used
- Forward error correction during SRAM read/write
- Separate placement of the FFs in TMR
- Increasing of driving strength
- Simplest TMR structure used because of power consumption limitations





| | Non-RH IC | RH IC |
|-------------------------|-----------|--------|
| Power consumption | 1.45 W | 3 W |
| Number of digital cells | ~ 57 k | ~ 98 k |
| Number of registers | ~ 8 k | ~ 22 k |

Latch-up effect



- Both parasitic bipolar transistor conducts the current
 - Low resistive path between the power rails
 - Gain product of both bipolar transistors more than 1
 - Positive feedback loop







Latch-up effect: possible ways to avoid



- Decrease gain of parasitic bipolar transistors ($\downarrow \beta$)
 - Increase the base width
 - move NMOS device

away from P-Sub-N-Well

junction

Bulk/N-Well contacts as close



as possible to the source of NMOS/PMOS ($\downarrow \rm R_{P}$ and $\rm R_{N})$

- Surround NMOS and PMOS transistors by guard rings (\downarrow R_P and R_N)
- Surround the structure by Deep N-Well guard rings ($\downarrow R_N \downarrow \beta_{PNP}$)

SRAM protection

Increasing of radiation tolerance in case of an existing SRAM block





IO Cells



......





- Chirp-Transform Spectrometer presented
- Selective radiation hardening approach used to optimize power dissipation
- Customized design of the available SRAM block to improve the SEL resistance
- Enclosed Layout Transistors improves TID of the IO cells



Thank you for your attention!

P. Ostrovskyy

IHP – Leibniz-Institut für innovative Mikroelektronik Im Technologiepark 25 15236 Frankfurt (Oder) Tel.: +49 (0) 335 5625 408 Fax: +49 (0) 335 5625 433 E-Mail: ostrovskyy@ihp-microelectronics.com

www.ihp-microelectronics.com



